7.2.3 Low-Power Sleep Mode
The PIC18F67K40 device family contains an internal Low Dropout (LDO) voltage regulator, which allows the device I/O pins to operate at voltages up to 5.5V while the internal device logic operates at a lower voltage. The LDO and its associated reference circuitry must remain active when the device is in Sleep mode.
The PIC18F67K40devices allows the user to optimize the operating current in Sleep, depending on the application requirements.
Low-Power Sleep mode can be selected by setting the VREGPM bit of the VREGCON register.