15.5 Clearing the Watchdog Timer The Watchdog Timer is cleared when any of the following conditions occur: Any Reset A valid CLRWDT instruction is executed The device enters Sleep The devices exits Sleep by Interrupt The WWDT is disabled The Oscillator Start-up Timer (OST) is running Any write to the WDTCON0 or WDTCON1 registers
