40.9.2 HLVDCON1
Name: | HLVDCON1 |
Offset: | 0x04B |
Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
SEL[3:0] | |||||||||
Access | R/W | R/W | R/W | R/W | |||||
Reset | 0 | 0 | 0 | 0 |
Bits 3:0 – SEL[3:0] High/Low-Voltage Detection Limit Selection
Reset States: |
|
Name: | HLVDCON1 |
Offset: | 0x04B |
Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
SEL[3:0] | |||||||||
Access | R/W | R/W | R/W | R/W | |||||
Reset | 0 | 0 | 0 | 0 |
Reset States: |
|
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.