2.5.4 Pin Description

Table 2-13. Debug and Test Pin List
Pin Name	Function	Type	Active Level
Reset/Test
TST	Test Mode Select	Input	–
NTRST	Test Reset Signal	Input	–
ICE and JTAG
TCK/SWCLK	Test Clock/Serial Wire Clock	Input	–
TDI	Test Data In	Input	–
TDO	Test Data Out	Output	–
TMS/SWDIO	Test Mode Select/Serial Wire Input/Output	Input/Output	–
JTAGSEL	JTAG Selection	Input	–

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.