12.10.5 PIE3
Note: Bit PEIE in the INTCON register must be set to enable any peripheral interrupt
controlled by registers PIE1 through PIE7.
| Name: | PIE3 |
| Offset: | 0x0099 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Access | |||||||||
| Reset |
| Name: | PIE3 |
| Offset: | 0x0099 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Access | |||||||||
| Reset |
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.