15.4 Register Summary - NVM Control


Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00 ... 0x1C8B	Reserved
0x1C8C	NVMADR	7:0	NVMADR[7:0]
0x1C8C	NVMADR	15:8		NVMADR[14:8]
0x1C8E	NVMDAT	7:0	NVMDAT[7:0]
0x1C8E	NVMDAT	15:8			NVMDAT[13:8]
0x1C90	NVMCON1	7:0		NVMREGS	LWLO	FREE	WRERR	WREN	WR	RD
0x1C91	NVMCON2	7:0	NVMCON2[7:0]

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.