25.2 Overview

The External Interrupt Controller (EIC) allows external pins to be configured as interrupt lines. Each external pin can also generate an event.

A separate Non-Maskable Interrupt (NMI) connected to the NMI request of the CPU is also supported. The NMI is able to interrupt any other interrupt mode.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.