33.5.3 Clocks
The ADC bus clock (CLK_ADCn_APB) can be enabled or disabled in the Main Clock (MCLK). The default state of CLK_ADCn_APB is detailed in the Peripheral Clock Masking section of the MCLK – Main Clock chapter.
The ADC bus clock (CLK_ADCn_APB) can be enabled or disabled in the Main Clock (MCLK). The default state of CLK_ADCn_APB is detailed in the Peripheral Clock Masking section of the MCLK – Main Clock chapter.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.