11.2 Overview

The Main Clock (MCLK) controls the generation of synchronous clocks for the device. It receives its clock signal (GCLK_MAIN) from the Generic Clock Module (GCLK) and provides synchronous system clocks to the CPU and all the peripherals connected to the AHBx and APBx buses.