1.9.1 NVMERR
When a Reset is issued while an NVM high-voltage operation is in progress, the NVMERR bit in the NVMCON0 register is set as expected. After clearing the NVMERR bit, if a Reset reoccurs, the NVMERR bit is set again regardless of whether an NVM operation is in progress or not. A successful write operation will clear the NVMERR condition.
Work around
None.
Affected Silicon Revisions
| A3 | A4 | ||||||
| X | X |