6.8 BLD – Bit Load from the T Bit in SREG to a Bit in Register