22.9.3 TRISxy Source Selection Register

Name:

TRISxyPPS


Bit	7	6	5	4	3	2	1	0
				TRISxnPPS[4:0]
Access				R/W	R/W	R/W	R/W	R/W
Reset				0	0	0	0	0

Bits 4:0 – TRISxnPPS[4:0] Pin xy PPS Tristate Control Selection

Note:

The corresponding TRISxy register bit must be set (TRISxy = 1).

Reset States:

POR = 00000

All other Resets = uuuuu

Value	Name	Description
11111-10001	N/A	Reserved
10000	CLBOUTH[7]	CLBOUTH[7] controls the Tri-state/Output of the PORTpin xy⁽¹⁾
01111	CLBOUTH[6]	CLBOUTH[6] controls the Tri-state/Output of the PORTpin xy⁽¹⁾
01110	CLBOUTH[5]	CLBOUTH[5] controls the Tri-state/Output of the PORTpin xy⁽¹⁾
01101	CLBOUTH[4]	CLBOUTH[4] controls the Tri-state/Output of the PORTpin xy⁽¹⁾
01100	CLBOUTH[3]	CLBOUTH[3] controls the Tri-state/Output of the PORTpin xy⁽¹⁾
01011	CLBOUTH[2]	CLBOUTH[2] controls the Tri-state/Output of the PORTpin xy⁽¹⁾
01010	CLBOUTH[1]	CLBOUTH[1] controls the Tri-state/Output of the PORTpin xy⁽¹⁾
01001	CLBOUTH[0]	CLBOUTH[0] controls the Tri-state/Output of the PORTpin xy⁽¹⁾
01000	CLBOUTL[7]	CLBOUTL[7] controls the Tri-state/Output of the PORTpin xy⁽¹⁾
00111	CLBOUTL[6]	CLBOUTL[6] controls the Tri-state/Output of the PORTpin xy⁽¹⁾
00110	CLBOUTL[5]	CLBOUTL[5] controls the Tri-state/Output of the PORTpin xy⁽¹⁾
00101	CLBOUTL[4]	CLBOUTL[4] controls the Tri-state/Output of the PORTpin xy⁽¹⁾
00100	CLBOUTL[3]	CLBOUTL[3] controls the Tri-state/Output of the PORTpin xy⁽¹⁾
00011	CLBOUTL[2]	CLBOUTL[2] controls the Tri-state/Output of the PORTpin xy⁽¹⁾
00010	CLBOUTL[1]	CLBOUTL[1] controls the Tri-state/Output of the PORTpin xy⁽¹⁾
00001	CLBOUTL[0]	CLBOUTL[0] controls the Tri-state/Output of the PORTpin xy⁽¹⁾
00000	TRIS	TRISxy controls the Tri-state/Output of the PORTpin xy

DS40002671A

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.