2.4.1 PLL Status not Working as Expected

The PLL Status (PLLS) bit in the Main Clock Status (MCLKSTATUS) register will never be set to ‘1’ if the Run Standby (RUNSTDBY) bit in PLL Control A (PLLCTRLA) register is set to ‘1’ and no peripherals are requesting the PLL oscillator.

Work Around

None.

Affected Silicon Revisions


Rev. A6	Rev. A7	Rev. A8	Rev. AB
X	X	X	X

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.