Two independent registers: Debug Control register and Debug
Status register
Test access port accessible through JTAG protocol
Debug communications channel
Debug Unit
Two-pin UART
Debug Communication Channel interrupt handling
Chip ID register
IEEE® 1149.1 JTAG Boundary Scan on All Digital Pins
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
