3.3.20.2 SMC Pulse Register

This register can only be written if the WPEN bit is cleared in the Write Protection Mode Register.

Note: The number of SMC_PULSE registers depends on the chip select number.
Name: SMC_PULSEx
Offset: 0x04 + x*0x10 [x=0..2]
Reset: 0x01010101
Property: Read/Write

Bit 3130292827262524 
  NCS_RD_PULSE[6:0] 
Access R/WR/WR/WR/WR/WR/WR/W 
Reset 0000001 
Bit 2322212019181716 
  NRD_PULSE[6:0] 
Access R/WR/WR/WR/WR/WR/WR/W 
Reset 0000001 
Bit 15141312111098 
  NCS_WR_PULSE[6:0] 
Access R/WR/WR/WR/WR/WR/WR/W 
Reset 0000001 
Bit 76543210 
  NWE_PULSE[6:0] 
Access R/WR/WR/WR/WR/WR/WR/W 
Reset 0000001 

Bits 30:24 – NCS_RD_PULSE[6:0] NCS Pulse Length in READ Access

In standard read access, the NCS signal pulse length is defined as:

NCS pulse length = (256 * NCS_RD_PULSE[6] + NCS_RD_PULSE[5:0]) clock cycles

The NCS pulse length must be at least 1 clock cycle.

In Page mode read access, the NCS_RD_PULSE parameter defines the duration of the first access to one page.

Bits 22:16 – NRD_PULSE[6:0] NRD Pulse Length

In standard read access, the NRD signal pulse length is defined in clock cycles as:

NRD pulse length = (256 * NRD_PULSE[6] + NRD_PULSE[5:0]) clock cycles

The NRD pulse length must be at least 1 clock cycle.

In Page mode read access, the NRD_PULSE parameter defines the duration of the subsequent accesses in the page.

Bits 14:8 – NCS_WR_PULSE[6:0] NCS Pulse Length in WRITE Access

In write access, the NCS signal pulse length is defined as:

NCS pulse length = (256 * NCS_WR_PULSE[6] + NCS_WR_PULSE[5:0]) clock cycles

The NCS pulse length must be at least 1 clock cycle.

Bits 6:0 – NWE_PULSE[6:0] NWE Pulse Length

The NWE signal pulse length is defined as:

NWE pulse length = (256 * NWE_PULSE[6] + NWE_PULSE[5:0]) clock cycles

The NWE pulse length must be at least 1 clock cycle.