28.11 Register Summary - Timer2


Address	Name	Bit Pos.	7	6	5	4	3
0x0119	T2TMR	7:0	T2TMR[7:0]
0x011A	T2PR	7:0	T2PR[7:0]
0x011B	T2CON	7:0	ON	CKPS[2:0]			OUTPS[3:0]
0x011C	T2HLT	7:0	PSYNC	CPOL	CSYNC	MODE[4:0]
0x011D	T2CLKCON	7:0					CS[3:0]
0x011E	T2RST	7:0				RSEL[4:0]
0x011F	T4TMR	7:0	T4TMR[7:0]
0x0120	T4PR	7:0	T4PR[7:0]
0x0121	T4CON	7:0	ON	CKPS[2:0]			OUTPS[3:0]
0x0122	T4HLT	7:0	PSYNC	CPOL	CSYNC	MODE[4:0]
0x0123	T4CLKCON	7:0					CS[3:0]
0x0124	T4RST	7:0				RSEL[4:0]

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.