ATtiny3216/3217

2.10.4 Full Range Duty Cycle Not Supported When Validating LIN Sync Field

For the LIN sync field, the USART validates each bit to be within ±15% instead of the time between falling edges as described in the LIN specification, which allows a minimum duty cycle of 43.5% and a maximum duty cycle of 57.5%.

Work Around

None.

Affected Silicon Revisions


Rev. A	Rev. C
X	-

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.