2.5.5 Implementation Example for 16-bit LPDDR3
Refer to the CAx LPDDR2 Signal Connections table in chapter “Universal DDR Memory Controller (UDDRC)” of the SAMA7G5 Series data sheet for the correct signal connection of LPDDR2/LPDDR3 devices.
Refer to the CAx LPDDR2 Signal Connections table in chapter “Universal DDR Memory Controller (UDDRC)” of the SAMA7G5 Series data sheet for the correct signal connection of LPDDR2/LPDDR3 devices.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.