2.1 Design and Core Invalidation