Jump to main content
Features
- AVR microcontroller core with 1-Kbyte
SRAM and 24-Kbyte RF library in firmware (ROM)
- ATA8510 – 20-Kbyte of user Flash
- ATA8515 – No user memory – RF library in firmware only
- Supported frequency ranges
- Low-band – 310-318 MHz,
418-477 MHz
- High-band – 836-956 MHz
- 315.00 MHz/433.92 MHz/868.30
MHz and 915.00 MHz with one 24.305 MHz crystal
- Low current consumption
- 9.8 mA for RXMode (Low-Band),
1.2 mA for 21 ms cycle three-channel polling
- 9.4 mA/13.8 mA for TXMode
(Low-Band, POUT = 6 dBm/10 dBm)
- Typical OFFMode current of 5 nA
(maximum 600 nA at Vs = 3.6V and T = 85°C)
- Programmable output power -12 dBm to
+14.5 dBm (0.4 dB step)
- Supports the 0 dBm class of ARIB
STD-T96
- ASK shaping to reduce the spectral
bandwidth of modulated PA output signal
- Input 1 dB compression point
- -48 dBm (full sensitivity
level)
- -20 dBm (active antenna
damping)
- Programmable channel frequency with
fractional-N PLL
- 93 Hz resolution for
Low-Band
- 185 Hz resolution for
High-Band
- FSK deviation ±0.375 kHz to ±93
kHz
- FSK sensitivity (Manchester coded) at
433.92 MHz
- -108.5 dBm at 20 Kbit/s, Δf =
±20 kHz and BWIF = 165 kHz
- -111 dBm at 10 Kbit/s, Δf =
±10 kHz and BWIF = 165 kHz
- -114 dBm at 5 Kbit/s, Δf = ±5
kHz and BWIF = 165 kHz
- -122.5 dBm at 0.75 Kbit/s, Δf
= ±0.75 kHz and BWIF = 25 kHz
- ASK sensitivity (Manchester coded) at
433.92 MHz
- -110.5 dBm at 20 Kbit/s
BWIF = 80 kHz
- -125 dBm at 0.5 Kbit/s
BWIF = 25 kHz
- Programmable RX-IF bandwidth 25 kHz
to 366 kHz (approximately 10% steps)
- Blocking (BWIF = 165 kHz):
64 dBc at frequency offset = 1 MHz and 48 dBc at 225 kHz
- High image rejection: 55 dB at 315
MHz/433.92 MHz and 47 dB at 868.3 MHz/915 MHz without calibration
- Supported data rate in buffered mode
0.5 Kbit/s to 80 Kbit/s (120 Kbit/s NRZ)
- Supports pattern-based wake-up and
start of frame identification
- Flexible service configuration
concept with on-the-fly (OTF) modification (in IDLEMode) of SRAM service parameters
(data rate, …)
- Each service consists of
- One service-specific
configuration part
- Three
channel-specific configuration parts
- Three service configurations
are located in EEPROM
- Two service configurations
are located in SRAM and can be modified via SPI or embedded application
software
- Digital RSSI with very high relative
accuracy of ±1 dB thanks to digitized IF processing
- Programmable clock output derived
from crystal frequency
- 1024-byte EEPROM data memory for
transceiver configuration
- SPI interface for RX/TX data access
and transceiver configuration
- 500-Kbit SPI data rate for short
periods on the SPI bus and host controller
- On demand services (SPI or API)
without polling or telegram reception
- Integrated temperature sensor
- Self-check and calibration with
temperature measurement
- Configurable EVENT signal indicates
the status of the IC to an external microcontroller
- Automatic antenna tuning at TX center
frequency for loop antenna
- Automatic low-power channel
polling
- Flexible polling configuration
concerning timing, order and participating channels
- Fast RX/TX reaction time
- Power-up (typical 1.5 ms OFFMode
-> TXMode, OFFMode -> RXMode)
- RXMode <-> TXMode switching
(typical 500 µs)
- Supports mixed ASK/FSK telegrams
- Non-byte aligned data reception and
transmission
- Software customization
- Antenna diversity with external
switch via GPIO control
- Antenna diversity with internal SPDT
switch
- Supply voltage ranges from 1.9-3.6V
and 2.4-5.5V
- Temperature range -40°C to +85°C
- ESD protection at all pins (±4 kV
HBM, ±200V MM, ±750V FCDM)
- Small 5 x 5 mm QFN32 package/pitch
0.5 mm
- Suitable for applications governed by
EN 300 220 and FCC part 15, title 47