6.4.4 I/O Lines Description

Table 6-73. I/O Lines Description
Name	Description	Type
MIPI_CLKP	MIPI D-PHY differential output clock lane	Output
MIPI_CLKN	MIPI D-PHY differential output clock lane	Output
MIPI_DP0	MIPI D-PHY differential output data lane 0	Input/Output
MIPI_DN0	MIPI D-PHY differential output data lane 0	Input/Output
MIPI_DP1	MIPI D-PHY differential output data lane 1	Output
MIPI_DN1	MIPI D-PHY differential output data lane 1	Output
MIPI_DP2	MIPI D-PHY differential output data lane 2	Output
MIPI_DN2	MIPI D-PHY differential output data lane 2	Output
MIPI_DP3	MIPI D-PHY differential output data lane 3	Output
MIPI_DN3	MIPI D-PHY differential output data lane 3	Output
MIPI_REXT	Calibration reference resistor	Input/Output

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.