1.3 Live Update Memory Layout
- To view Live Update memory layout for MIPS based MCUs, refer to the Live Update Memory Layout for MIPS Based MCUs
- To view Live Update memory layout for Cortex-M based MCUs, refer to the Live Update Memory Layout for Cortex-M Based MCUs