3.1.3.3 Reset

SMC and NFC are connected to the processor and peripherals reset line.

UDDRC and DDR3PHY have separated reset lines, controlled in RSTC_ GRSTR.