Jump to main content
32-bit Connectivity MCU with Integrated Security PIC32CZ CA80/CA90 Family
Search
Product Pages
PIC32CZ2051CA80100
PIC32CZ2051CA80144
PIC32CZ2051CA80176
PIC32CZ2051CA80208
PIC32CZ2051CA90100
PIC32CZ2051CA90144
PIC32CZ2051CA90176
PIC32CZ2051CA90208
PIC32CZ4010CA80100
PIC32CZ4010CA80144
PIC32CZ4010CA80176
PIC32CZ4010CA80208
PIC32CZ4010CA90100
PIC32CZ4010CA90144
PIC32CZ4010CA90176
PIC32CZ8110CA80100
PIC32CZ8110CA80144
PIC32CZ8110CA80176
PIC32CZ8110CA80208
PIC32CZ8110CA90100
PIC32CZ8110CA90144
PIC32CZ8110CA90176
PIC32CZ8110CA90208
Home
31
Non-Volatile Memory Controller (NVMCTRL)
31.2
Flash Controller, Write
31.2.21
Events
PIC32CZ CA80/CA90 Family
Up to 8 MB Flash, 1 MB SRAM, Hardware Security Module, Secure Boot, Floating Point Unit (FPU), Advanced Analog, Gigabit Ethernet, HS USB, CAN FD, and Peripheral Touch Controller (PTC)
1
Configuration Summary
2
Guidelines for Getting Started
3
Ordering Information
4
Block Diagram
5
Pinout
6
Signal Description
7
Power Supplies and Startup Considerations
8
Product Mapping
9
Peripherals
10
Processor and Architecture
11
Memories
12
Hardware Security Module (HSM)
13
Multi-Channel RAM Controller (MCRAMC)
14
Tightly Coupled Memory with ECC (TCM)
15
Peripheral Access Controller (PAC)
16
Device Service Unit (DSU)
17
Clock Distribution System
18
Oscillator Controller (OSCCTRL)
19
32 KHz Oscillators Controller (OSC32KCTRL)
20
Generic Clock Controller (GCLK)
21
Main Clock (MCLK)
22
Watchdog Timer (WDT)
23
Frequency Meter (FREQM)
24
Real-Time Counter (RTC)
25
Direct Memory Access Controller (DMAC)
26
Supply Controller (SUPC)
27
Power Manager (PM)
28
Reset Controller (RSTC)
29
External Interrupt Controller (EIC)
30
MLB Media Local Bus (MLB)
31
Non-Volatile Memory Controller (NVMCTRL)
31.1
Block Diagram
31.2
Flash Controller, Write
31.2.1
Features
31.2.2
Peripheral Dependencies
31.2.3
Definitions
31.2.4
Flash Architecture
31.2.5
Erase and Word Write Flow
31.2.6
Row Write Flow
31.2.7
Flash Retention and Endurance
31.2.8
ECC Support
31.2.9
Clocks
31.2.10
Security Features
31.2.11
Debug Access Level (DAL)
31.2.12
SFR Write Protect Features
31.2.13
FCW Sequencer User Model
31.2.14
Flash Write Protect Features
31.2.15
Write Sequences
31.2.16
Erase Sequences
31.2.17
Support for Boot Code
31.2.18
Operation Timing
31.2.19
DMA
31.2.20
Interrupts
31.2.21
Events
31.2.22
Errors and Flags
31.2.23
Register Summary
31.3
Flash Controller, Read
32
Gigabit Ethernet Media Access Controller (GMAC / ETH)
33
Event System (EVSYS)
34
I/O Pin Controller (PORT)
35
Serial Communication Interface (SERCOM)
36
Serial Quad Interface (SQI)
37
Hi-Speed Universal Serial Bus (USB)
38
Controller Area Network (CAN)
39
External Bus Interface (EBI)
40
SD/MMC Host Controller (SDHC)
41
True Random Number Generator (TRNG)
42
Analog-to-Digital Converter (ADC)
43
Analog Comparators (AC)
44
Timer/Counter for Control Applications (TCC)
45
TrustRAM (TRAM)
46
Peripheral Touch Controller (PTC)
47
SPI/I
2
S/I
8
S Controller
48
Electrical Characteristics
49
Packaging Information
50
Schematic Checklist
51
Common Conventions
52
Acronyms and Abbreviations
53
Revision History
Microchip Information
31.2.21 Events
The FWC does not use events or generate them.