14.6.7 Digital Frequency Locked Loop (DFLL48M) Operation

The DFLL48M can operate in both Open-Loop mode and Closed-Loop mode. In Closed-Loop mode, a low-frequency clock with high accuracy can be used as the reference clock to get high accuracy on the output clock (CLK_DFLL48M).

The DFLL48M can be used as a source for the generic clock generators, as described in the GCLK – Generic Clock Controller.

Note: DFLL ONDEMAND bit in DFLLCTRL register must be set to zero before configuring the DFLL module.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.