20.14.4 TMRxGATE

Timer Gate Source Selection Register
Name: TMRxGATE
Address: 0xFD0,0xFCA,0xFC4

Bit 76543210 
     GSS[3:0] 
Access R/WR/WR/WR/W 
Reset 0000 

Bits 3:0 – GSS[3:0] Timer Gate Source Selection bits

Table 20-4. Timer Gate Sources
GSSGate Source
Timer1Timer3Timer5
1111ReservedReservedReserved
1110ZCDOUTZCDOUTZCDOUT
1101CMP2OUTCMP2OUTCMP2OUT
1100CMP1OUTCMP1OUTCMP1OUT
1011PWM4OUTPWM4OUTPWM4OUT
1010PWM3OUTPWM3OUTPWM3OUT
1001CCP2OUTCCP2OUTCCP2OUT
1000CCP1OUTCCP1OUTCCP1OUT
0111TMR6OUT (post-scaled)TMR6OUT (post-scaled)TMR6OUT (post-scaled)
0110TMR5 overflowTMR5 overflowReserved
0101TMR4OUT (post-scaled)TMR4OUT (post-scaled)TMR4OUT (post-scaled)
0100TMR3 overflowReservedTMR3 overflow
0011TMR2OUT (post-scaled)TMR2OUT (post-scaled)TMR2OUT (post-scaled)
0010ReservedTMR1 overflowTMR1 overflow
0001TMR0 overflowTMR0 overflowTMR0 overflow
0000Pin selected by T1GPPSPin selected by T3GPPSPin selected by T5GPPS
Reset States: 
POR/BOR = 0000
All Other Resets = uuuu