1.4.3.1 SmartDebug FPGA Hardware Breakpoint Area Reduction

For RTG4 designs, Libero SoC v2021.3 reduces the area of the logic inserted for FPGA Hardware Breakpoint.