1.4.3.1 SmartDebug FPGA Hardware Breakpoint Area Reduction
For RTG4 designs, Libero SoC v2021.3 reduces the area of the logic inserted for FPGA Hardware Breakpoint.
For RTG4 designs, Libero SoC v2021.3 reduces the area of the logic inserted for FPGA Hardware Breakpoint.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.