3.3.6.1 Hardware Interface

Figure 3-10. SMC Connections to Static Memory Devices