3.5.2 Debug JTAG

A 20-pin JTAG header (J27) is provided on the SAMA7G54-EK board to facilitate software development and debugging using various JTAG emulators. The interface signals have a voltage level of 3.3V.

Figure 3-54. JTAG Interface Schematic

Table 3-45. JTAG/ICE Connector J27 Pin Assignment
Signal	Signal Name	Pin No.	Pin No.	Signal Name	Signal
+3.3V	VDD_3V3	2	1	VDD_3V3	+3.3V
GND	GND	4	3	JTAG_CONN_NTRST	NTRST
GND	GND	5	5	JTAG_CONN_TDI	TDI
GND	GND	8	7	JTAG_CONN_TMS	TMS
GND	GND	10	9	JTAG_CONN_TCK	TCK
GND	GND	12	11	GND	GND
GND	GND	14	13	JTAG_CONN_TDO	TDO
GND	GND	16	15	JTAG_CONN_nRST	nRST
GND	GND	18	17	Not connected	NC
GND	GND	20	19	Not connected	NC

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.