30.4.8 LUT n Control C

Note:
  1. For available pins and functionality, refer to the I/O Multiplexing and Considerations section.
  2. SPI connections to the CCL work in Host SPI mode only.
  3. USART connections to the CCL work only when the USART is in one of the following modes:
    • Asynchronous USART
    • Synchronous USART host
Name: LUTnCTRLC
Offset: 0x0A + n*0x04 [n=0..3]
Reset: 0x00
Property: Enable-Protected

Bit 76543210 
     INSEL2[3:0] 
Access R/WR/WR/WR/W 
Reset 0000 

Bits 3:0 – INSEL2[3:0] LUT Input 2 Source Selection

These bits select the source for input 2 of the LUT.

ValueNameDescription
0x0 MASK Masked input
0x1 FEEDBACK Feedback input
0x2 LINK Output from LUT[n+1] as input source
0x3 EVENTA Event A as input source
0x4 EVENTB Event B as input source
0x5 IN2 IN2 input source
0x6 AC0 AC0 OUT input source
0x7 USART1 USART1 TXD input source
0x8 SPI0 SPI0 SCK input source
0x9 TCA0 TCA0 WO2 input source
0xA TCB1 TCB1 WO input source
Other Reserved