AT15007

3.3 Parallel Programming

Parallel programming timing in ATmega328PB has been modified, comparing with ATmega328 variants. For details, see the below table, "Parallel Programming Timing Differences".

Table 3-3. Parallel Programming Timing Differences
Symbol	Parameter	ATmega328PB		ATmega328 variants		Units
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
t_WLRH	WR Low to RDY/BSY High	3.2	3.4	3.7	4.5	ms
t_{WLRH_CE}	WR Low to RDY/BSY High for Chip Erase	9.8	10.5	7.5	9	ms
t_BVDV	BS1 Valid to DATA valid	0	350	0	250	ns
t_OLDV	OE Low to DATA Valid	0	350	--	250	ns

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.