1.3.1.2 Simulation Compile Control

Simulation flows now allow users to pass custom arguments to vlog and vcom commands. This enhancement gives users more control over Verilog and VHDL compilation options during simulation.