13.3.1 Data Memory Access Times

The internal data SRAM access is performed in two clkCPU cycles as described in the following Figure.

Figure 13-4. On-chip Data SRAM Access Cycles