Data Write and Data Read Accesses

These accesses consist of a one-byte op_code followed by an address phase and a data phase. The address phase is two bytes of address for 25xx256 devices and three bytes of address for the SST25VFxxxx devices.

Prior to any attempt to write data, the write enable latch must be set by issuing the WREN instruction.