35.17.37 PMC PLL Interrupt Disable Register
This register can only be written if the WPITEN bit is cleared in the PMC Write Protection Mode Register.
| Name: | PMC_PLL_IDR |
| Offset: | 0x00E4 |
| Reset: | – |
| Property: | Write-only |
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| Access | |||||||||
| Reset |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| UNLOCK6 | UNLOCK5 | UNLOCK4 | UNLOCK3 | UNLOCK2 | UNLOCK1 | UNLOCK0 | |||
| Access | W | W | W | W | W | W | W | ||
| Reset | – | – | – | – | – | – | – |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Access | |||||||||
| Reset |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| LOCK6 | LOCK5 | LOCK4 | LOCK3 | LOCK2 | LOCK1 | LOCK0 | |||
| Access | W | W | W | W | W | W | W | ||
| Reset | – | – | – | – | – | – | – |