Jump to main content
Advanced Security and Features Set MCU PIC32CX SG41/SG60/SG61 Family Data Sheet
Advanced Security and Features Set MCU PIC32CX SG41/SG60/SG61 Family Data Sheet
Product Pages
PIC32CX1025SG41128 PIC32CX1025SG60100 PIC32CX1025SG60128 PIC32CX1025SG61100 PIC32CX1025SG61128
  1. Home
  2. 34 SERCOM Inter-Integrated Circuit (SERCOM I2C)
  3. 34.6 Functional Description
  4. 34.6.2 Basic Operation
  5. 34.6.2.4 I2C Host Operation
  6. 34.6.2.4.1 Host Clock Generation

PIC32CX SG41/SG60/SG61 Family Data Sheet

  • 1-MB Flash, 256-KB SRAM with optional Hardware Security Module, Crypto, 1 MSPS 12-bit ADC, QSPI, USB, Ethernet, and PTC
  • 1 Configuration Summary
  • 2 Ordering Information
  • 3 Block Diagram
  • 4 Pinout and Packaging
  • 5 Signal Descriptions List
  • 6 Power Supplies
  • 7 Device Start-Up
  • 8 Product Mapping
  • 9 Memories
  • 10 Processor and Architecture
  • 11 Cortex-M Cache Controller (CMCC)
  • 12 Peripheral Access Controller (PAC)
  • 13 Device Service Unit (DSU)
  • 14 Clock System
  • 15 Generic Clock Controller (GCLK)

  • 16 Main Clock (MCLK)
  • 17 32.768 kHz Oscillators Controller (OSC32KCTRL)
  • 18 Oscillators Controller (OSCCTRL)
  • 19 Supply Controller (SUPC)
  • 20 Power Manager (PM)
  • 21 Reset Controller (RSTC)
  • 22 Watchdog Timer (WDT)
  • 23 Real-Time Counter (RTC)
  • 24 Frequency Meter (FREQM)
  • 25 Direct Memory Access Controller (DMAC)
  • 26 External Interrupt Controller (EIC)
  • 27 Non-Volatile Memory Controller (NVMCTRL)
  • 28 RAM Error Correction Code (RAMECC)
  • 29 I/O Pin Controller (PORT)
  • 30 Event System (EVSYS)
  • 31 Serial Communication Interface (SERCOM)
  • 32 SERCOM Synchronous and Asynchronous Receiver and Transmitter (SERCOM USART)
  • 33 SERCOM Serial Peripheral Interface (SERCOM SPI)
  • 34 SERCOM Inter-Integrated Circuit (SERCOM I2C)
    • 34.1 Overview
    • 34.2 Features
    • 34.3 Block Diagram
    • 34.4 Signal Description
    • 34.5 Peripheral Dependencies
    • 34.6 Functional Description
      • 34.6.1 Principle of Operation
      • 34.6.2 Basic Operation
        • 34.6.2.1 Initialization
        • 34.6.2.2 Enabling, Disabling, and Resetting
        • 34.6.2.3 I2C Bus State Logic
        • 34.6.2.4 I2C Host Operation
          • 34.6.2.4.1 Host Clock Generation
            • 34.6.2.4.1.1 Clock Generation (Standard-Mode, Fast-Mode, and Fast-Mode Plus)
            • 34.6.2.4.1.2 Host Clock Generation (High-Speed Mode)
          • 34.6.2.4.2 Transmitting Address Packets
          • 34.6.2.4.3 Transmitting Data Packets
          • 34.6.2.4.4 Receiving Data Packets (SCLSM=0)
          • 34.6.2.4.5 Receiving Data Packets (SCLSM=1)
          • 34.6.2.4.6 High-Speed Mode
          • 34.6.2.4.7 10-Bit Addressing
        • 34.6.2.5 I2C Client Operation
      • 34.6.3 Additional Features
      • 34.6.4 DMA, Interrupts and Events
      • 34.6.5 Sleep Mode Operation
      • 34.6.6 Synchronization
    • 34.7 Register Summary - I2C Client
    • 34.8 Register Summary - I2C Host
  • 35 Quad Serial Peripheral Interface (QSPI)
  • 36 SD/MMC Host Controller (SDHC)
  • 37 Inter-IC Sound Controller (I2S)
  • 38 Control Area Network (CAN)
  • 39 Parallel Capture Controller (PCC)
  • 40 Universal Serial Bus (USB)
  • 41 Ethernet MAC (GMAC)
  • 42 Position Decoder (PDEC)
  • 43 Configurable Custom Logic (CCL)
  • 44 Timer/Counter (TC)
  • 45 Timer/Counter for Control Applications (TCC)
  • 46 Advanced Encryption Standard (AES)
  • 47 Public Key Cryptography Controller (PUKCC)
  • 48 True Random Number Generator (TRNG)
  • 49 Integrity Check Monitor (ICM)
  • 50 Hardware Security Module (HSM)
  • 51 Analog-to-Digital Converter (ADC)
  • 52 Analog Comparators (AC)
  • 53 Digital-to-Analog Converter (DAC)
  • 54 Peripheral Touch Controller (PTC)
  • 55 Electrical Specifications 85°C
  • 56 Electrical Specifications 125°C
  • 57 Packaging Information
  • 58 Schematic Checklist
  • 59 Conventions
  • 60 Acronyms and Abbreviations
  • 61 PIC32CX SG41/SG60/SG61 Revision History
  • Microchip Information

34.6.2.4.1 Host Clock Generation

The SERCOM peripheral supports several I2C bidirectional modes:
  • Standard mode (Sm) up to 100 kHz
  • Fast mode (Fm) up to 400 kHz
  • Fast mode Plus (Fm+) up to 1 MHz
  • High-speed mode (Hs) up to 3.4 MHz
The Host clock configuration for Sm, Fm, and Fm+ are described in Clock Generation (Standard-Mode, Fast-Mode, and Fast-Mode Plus). For Hs, refer to Host Clock Generation (High-Speed Mode).

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.

About

Company
Careers
Contact Us
Media Center
Investor Relations
Corporate Responsibility

Support

Microchip Forums
AVR Freaks
Design Help
Technical Support
Export Control Data
PCNs

Quick Links

microchipDIRECT.com
Microchip University
myMicrochip
Blogs
Reference Designs
Parametric Search
Microchip Logo

Microchip Technology Inc.

2355 West Chandler Blvd.

Chandler, Arizona, USA

Microchip Facebook
Microchip LinkedIn
Microchip Twitter
Microchip Instagram
Microchip Weibo

© Copyright 1998-2024 Microchip Technology Inc. All rights reserved. Shanghai ICP Recordal No.09049794

Terms Of Use
Privacy Notice
Legal
Your Privacy Choices California Consumer Privacy Act (CCPA) Opt-Out Icon