17.3.6 TWIn Pin Position

Name:	TWIROUTEA
Offset:	0x05
Reset:	0x00
Property:	-


Bit	7	6	5	4	3	2	1	0
					TWI1[1:0]		TWI0[1:0]
Access					R/W	R/W	R/W	R/W
Reset					0	0	0	0

Bits 3:2 – TWI1[1:0] TWI 1 Signals

This bit field controls the pin positions for TWI 1 signals.


Value	Name	Description
		Host/Client		Dual mode (Client)
		SDA	SCL	SDA	SCL
`0x0`	DEFAULT	PF2	PF3	PB2	PB3
`0x1`	ALT1	PF2	PF3	PB6⁽¹⁾	PB7⁽¹⁾
`0x2`	ALT2	PB2	PB3	PB6⁽¹⁾	PB7⁽¹⁾
`0x3`	-	Reserved

Note:

Normal and Fast Mode only. Standard General Purpose I/O driver specification apply.

Bits 1:0 – TWI0[1:0] TWI 0 Signals

This bit field controls the pin positions for TWI 0 signals.


Value	Name	Description
		Host/Client		Dual mode (Client)
		SDA	SCL	SDA	SCL
`0x0`	DEFAULT	PA2	PA3	PC2	PC3
`0x1`	ALT1	PA2	PA3	PC6⁽¹⁾	PC7⁽¹⁾
`0x2`	ALT2	PC2	PC3	PC6⁽¹⁾	PC7⁽¹⁾
`0x3`	-	Reserved

Note:

Normal and Fast Mode only. Standard General Purpose I/O driver specification apply.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.