6.71.1 Description
Loads one byte from the data space to a register. The data space usually consists of the Register File, I/O memory, and SRAM, refer to the device data sheet for a detailed definition of the data space.
A 7-bit address must be supplied. The address given in the instruction is coded to a data space address as follows:
ADDR[7:0] ← (INST[8], INST[8], INST[10], INST[9], INST[3], INST[2], INST[1], INST[0])
Memory access is limited to the address range 0x40...0xbf.
This instruction is not available on all devices. Refer to Appendix A.
|
Operation: | |||
|
(i) |
Rd ← (k) | ||
|
Syntax: |
Operands: |
Program Counter: | |
|
(i) |
LDS Rd,k |
16 ≤ d ≤ 31, 0 ≤ k ≤ 127 |
PC ← PC + 1 |
16-bit Opcode:
| 1010 | 0kkk | dddd | kkkk |