26.10.6 Interrupt Enable Clear

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear register (INTENCLR).
Name: INTENSET
Offset: 0x0D
Reset: 0x00
Property: PAC Write-Protection

Bit 76543210 
       SBMB 
Access R/WR/W 
Reset 00 

Bit 1 – SB Client on Bus Interrupt Enable

Writing '0' to this bit has no effect.

Writing '1' to this bit will set the Client on Bus Interrupt Enable bit, which enables the Client on Bus interrupt.

ValueDescription
0 The Client on Bus interrupt is disabled.
1 The Client on Bus interrupt is enabled.

Bit 0 – MB Host on Bus Interrupt Enable

Writing '0' to this bit has no effect.

Writing '1' to this bit will set the Host on Bus Interrupt Enable bit, which enables the Host on Bus interrupt.

ValueDescription
0 The Host on Bus interrupt is disabled.
1 The Host on Bus interrupt is enabled.