Figure 40-129. Falling Edge
Response Time vs. VDD (VCM =
VDD /2, CTRLA.POWER =
0x00
)
Figure 40-130. Rising Edge
Response Time vs. VDD (VCM =
VDD /2, CTRLA.POWER =
0x00
)
Figure 40-131. Falling Edge
Response Time vs. VDD (VCM =
VDD /2, CTRLA.POWER =
0x01
)
Figure 40-132. Rising Edge
Response Time vs. VDD (VCM =
VDD /2, CTRLA.POWER =
0x01
)
Figure 40-133. Falling Edge
Response Time vs. VDD (VCM =
VDD /2, CTRLA.POWER =
0x02
)
Figure 40-134. Rising Edge
Response Time vs. VDD (VCM =
VDD /2, CTRLA.POWER =
0x02
)
Figure 40-135. Input Offset
vs. Common Mode Voltage (VDD = 2.0V)
Figure 40-136. Input
Hysteresis vs. Common Mode Voltage (VDD =
2.0V)
Figure 40-137. Input Offset
vs. Common Mode Voltage (VDD = 3.0V)
Figure 40-138. Input
Hysteresis vs. Common Mode Voltage (VDD =
3.0V)
Figure 40-139. Input Offset
vs. Common Mode Voltage (VDD = 5.5V)
Figure 40-140. Input
Hysteresis vs. Common Mode Voltage (VDD =
5.5V)