Jump to main content
PolarFire SoC FPGA Board Design Guidelines
PolarFire SoC FPGA Board Design Guidelines
  1. Home
  2. 2 Board Design Checklist
  3. 2.1 Prerequisites

  • Introduction
  • 1 Designing the Board
  • 2 Board Design Checklist
    • 2.1 Prerequisites
    • 2.2 Design Checklist
    • 2.3 Layout Checklist
  • 3 Appendix: General Layout Design Practices
  • 4 Revision History
  • Microchip FPGA Support
  • Microchip Information

2.1 Prerequisites

(Ask a Question)

Ensure to go through the following before reading this chapter:

  • Introduction
  • Appendix: General Layout Design Practices

This checklist is intended as a guideline only. The PolarFire SoC family consists of SoC FPGAs ranging from densities of 100K to 400K Logic Elements (LEs).

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.

About

Company
Careers
Contact Us
Media Center
Investor Relations
Corporate Responsibility

Support

Microchip Forums
AVR Freaks
Design Help
Technical Support
Export Control Data
PCNs

Quick Links

microchipDIRECT.com
Microchip University
myMicrochip
Blogs
Reference Designs
Parametric Search
Microchip Logo

Microchip Technology Inc.

2355 West Chandler Blvd.

Chandler, Arizona, USA

Microchip Facebook
Microchip LinkedIn
Microchip Twitter
Microchip Instagram
Microchip Weibo

© Copyright 1998-2024 Microchip Technology Inc. All rights reserved. Shanghai ICP Recordal No.09049794

Terms Of Use
Privacy Notice
Legal
Your Privacy Choices California Consumer Privacy Act (CCPA) Opt-Out Icon