3.3.9.1 Data Bus Width

A data bus width of 8 or 16 bits can be selected for each chip select. This option is controlled by the field DBW in the Mode register (SMC_MODE) for the corresponding chip select.

Figure 3-14 illustrates how to connect a 512K x 8-bit memory on NCS2.
Figure 3-15 illustrates how to connect a 512K x 16-bit memory on NCS2.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.