3. Module: CPU

When using the signed 32/16-bit division instruction, DIV.SD, the Overflow bit may not always be set when an overflow occurs.
Work around

Test for and handle overflow conditions outside of the DIV.SD instruction.

Affected Silicon Revisions
D3
X