Jump to main content
Caveats for Two-Port Large SRAM
Generation
(Ask a Question)
- The core configurator
supports depth cascading of up to 32 blocks only.
- The software returns a
configuration error for unsupported configurations.
- All unused inputs must be grounded. ARST_N resets only the pipeline
register for RD; it does not reset the memory contents.
- Writing to and reading from the same address is undefined and should be
avoided.
- Although there is no collision prevention or detection, correct data is
expected to be written into the memory.
