Signal integrity issues on CA. When the CMD/ADDR to REF_CLK training fails, a dialog box appears as shown in the following figure.
Workaround
Configure the FPGA ADD/CMD Drive to a different value using the MSS Configurator when the CMD/ADDR to REF_CLK (CA/CK) training fails.
The following figure shows the configuration of the ADD/CMD drive in the DDR Controller tab.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.