11.3 SRAM Memory Configuration

Retention

In Standby mode, all the SRAM is retained. In Hibernate mode, only the upper 64 KB are retained (The lower 64 KB are used by the ROM code and wiped after usage).

RAM Error Correction

For safety applications, the PIC32CM SG00/GC00 family of devices embed SRAM error correction codes (ECC) to detect and correct single bit errors, or to enable dual-error detection for the system memory. The ECC feature can be enabled or disabled after reset through the BOOTCFG1.BOOT_FLAG.RAM_INIT_ENB fuse.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.