1.1.1 ‘Write 1’ Signal

A ‘Write 1’ signal is shown in the figure below. The host pulls the bus low for 1 to 15 μs. Then, it releases the bus for the rest of the time slot.