Jump to main content
64-Pin, Low-Power, High-Performance Microcontrollers with XLP Technology
Search
Product Pages
PIC18F65K40
PIC18F66K40
Home
28
MSSP - Host Synchronous Serial Port Module
28.6
I
2
C Host Mode
28.6.11
Effects of a Reset
Description
Core Features
Memory
Operating Characteristics
Power-Saving Operation Modes
eXtreme Low-Power (XLP) Features
Digital Peripherals
Analog Peripherals
Clocking Structure
Programming/Debug Features
PIC18(L)F65/66K40
Family Types
Pin Allocation Tables
1
Pin Diagrams
2
Device Overview
3
Guidelines for Getting Started with
PIC18(L)F65/66K40
Microcontrollers
4
Device Configuration
5
OSC - Oscillator Module
6
REFCLK - Reference Clock Output Module
7
Power-Saving Operation Modes
8
PMD - Peripheral Module Disable
9
Resets
10
WWDT - Windowed Watchdog Timer
11
Memory Organization
12
NVM - Nonvolatile Memory Control
13
8x8 Hardware Multiplier
14
CRC - Cyclic Redundancy Check Module with Memory Scanner
15
Interrupts
16
I/O Ports
17
Interrupt-on-Change
18
PPS - Peripheral Pin Select Module
19
TMR0 - Timer0 Module
20
TMR1 - Timer1 Module with Gate Control
21
TMR2 - Timer2 Module
22
Capture/Compare/PWM Module
23
PWM - Pulse-Width Modulation
24
ZCD - Zero-Cross Detection Module
25
CWG - Complementary Waveform Generator
26
SMT - Signal Measurement Timer
27
DSM - Data Signal Modulator Module
28
MSSP - Host Synchronous Serial Port Module
28.1
SPI Mode Overview
28.2
SPI Mode Operation
28.3
I
2
C Mode Overview
28.4
I
2
C Mode Operation
28.5
I
2
C Client Mode Operation
28.6
I
2
C Host Mode
28.6.1
I
2
C Host Mode Operation
28.6.2
Clock Arbitration
28.6.3
WCOL Status Flag
28.6.4
I
2
C Host Mode Start Condition Timing
28.6.5
I
2
C Host Mode Repeated Start Condition Timing
28.6.6
I
2
C Host Mode Transmission
28.6.7
I
2
C Host Mode Reception
28.6.8
Acknowledge Sequence Timing
28.6.9
Stop Condition Timing
28.6.10
Sleep Operation
28.6.11
Effects of a Reset
28.6.12
Multi-Host Mode
28.6.13
Multi-Host Communication, Bus Collision and Bus Arbitration
28.7
Baud Rate Generator
28.8
Register Summary - MSSP Control
28.9
Register Definitions: MSSP Control
29
EUSART - Enhanced Universal Synchronous Asynchronous Receiver Transmitter
30
FVR - Fixed Voltage Reference
31
Temperature Indicator Module
32
DAC - 5-Bit Digital-to-Analog Converter
33
ADCC - Analog-to-Digital Converter with Computation Module
34
CMP - Comparator Module
35
HLVD - High/Low-Voltage Detect
36
Register Summary
37
ICSP™ - In-Circuit Serial Programming™
38
Instruction Set Summary
39
Electrical Specifications
40
DC and AC Characteristics Graphs and Tables
41
Packaging Information
42
Revision History
Microchip Information
28.6.11 Effects of a Reset
A Reset disables the MSSP module and terminates the current transfer.
