34.10 Debug Operation
When the CPU is halted in debug mode, this peripheral will continue normal operation.
In order to reduce CPU stalling when reading the IN register through the AHBP and waiting for input data synchronization, the Control register (CTRL) may be configured to continuous sampling of all pins to be read via the AHBP.