1.4.1.1 Design Initialization Data and Memory Report

Libero SoC v2021.3 consolidates all configuration information into the Design Initialization and Memory report. Tie-off information about important input pins for unused blocks also has been added to this report.

For more information, see AC478: PolarFire FPGAs for Safety-Critical Applications.